Abstract-The paper proposes a method to regulate the output frequency and duty cycle (phase) of ring oscillator by emulating a resistive voltage divider using purely digital means. To this end an additional master oscillator that can be clocked by an external frequency is connected in series with a slave one. The behavioral model of this system is a stack of voltage-controlled oscillators, since the inherent frequency of ring oscillator depends on its power supply voltage. The paper derives analytical expressions for the PWM output frequency and duty cycle as two interdependent functions of two control frequencies. The obtained theoretical results agree well with the results of simulations.
I. INTRODUCTION
In the vast majority of digital circuits, voltage controlled oscillators (VCOs) are built using ring oscillators. The dependence of the VCO output frequency on the controlling voltage can be linear or non-linear. Linear VCOs use voltage controlled current source built on the MOS transistor operating in the saturation mode. In nonlinear VCOs a voltage controlled resistance is used. Actually, this is the same transistor not entering saturation. In our approach the controlled resistance is represented by impedance (equivalent resistance) between the power terminals of a ring oscillator. Such an impedance has been considered firstly in [1] , [2] .
It should be noted that the modulation of impedance leads to parametric excitation in all types of oscillators, including mechanical ones [3] . Recently, interest to parametric excitation is resumed in light of changing the traditional approaches to computing. For example, the phenomenon of sub-harmonic injection locking in oscillators is used in [4] to realize nonstandard logic gates. An application of coupled oscillators to building associative memory is presented in [5] . In our circuit the current flowing through one oscillator defines how fast will operate the other. Thus, we emulate a self-adjusting voltage divider, where the impedances are reciprocal to the switching activity. If one of the oscillators slows down, it forces the other to run slower. As an application example, we present a way of building a pulse width modulation (PWM) circuit. The main effects taking place in the proposed circuit are: 1) transient, caused by the frequency change and followed by stabilization via the internal feedback "voltage-frequencyimpedance-voltage". 2) steady state with some ripple, whose level depends on how the oscillators interact and on how well the products of this interaction are averaged.
II. PROPOSED APPROACH
Let us consider a stack of two ring oscillators with different number of inverters presented in Fig. 1 , where is a filter (averaging) capacitor. To analyze the stack, we use the model of inverter shown in Fig. 2(a) . This model is a simplified version of the model given in [6] and does not take into account the parasitic effects such as short circuit current and leakage. The operation of the ring oscillator is represented in [1] as the switching between three topologies shown in Fig. 2(b) . It should be noted that the switching of adjacent inverters, and consequently, recharging of the capacitors partly overlap. This effect is also ignored. The capacitance of increases with increase of the number of inverters, , but does not depend on and continuously recharges.
In a distinctive super-threshold region the propagation delay of an inverter is given as [7] : (1) where is the threshold voltage, is the technology dependent parameter, and is a fitting parameter. Simulations show that in Fig. 1 the voltage and does not depend on the number of inverters. It is important to stress that we are talking about DC voltage, i.e. about average value of voltage in steady state. To clock the ring oscillator by an external frequency, , we use the Muller C-element [8] as depicted in Fig. 3(a) . For two inputs and the output of the C-element is given as . Thus, the stack can be considered as switched capacitors, which allows us to move to the equivalent circuit shown in Fig. 3(b) . Assuming that the C-element can be represented by a pair of inverters and all the inverters are identical, (2) As soon as the external frequency is changed, the negative feedback starts to operate. First, the voltage is changing, which will change the output frequency . This will lead to change in impedance , which in turn, will correct Thus, after some transient the system will reach steady-state defined by (2) . This can be explained by the fact that our system is selfadjusting and tends to minimize power dissipation. The behavioral model of the clocked stack is similar to the model given in [2] , with the exception of C-element as shown in Fig. 4 . Cascading the clocked stacks as shown in Fig. 5 , we can decouple the control frequency from the ground. Such a cascade can be seen as a "frequency mirror", which generalises (2). The voltages in the stack can also be adjusted by an external switching activity. For this purpose, we shunt the oscillator with a binary tree of inverters as shown in Fig. 6(a) . In the case close to ideal, we can assume that all the inverters of the same level switch simultaneously. The equivalent circuit for this case is shown in Fig. 6(b) . As before,
where is total capacitance of the tree defined by its depth . In general case the switching of the inverters from the apex towards the base of the tree can demonstrate effect similar to the interference in the wave propagation.
III. APPLICATION
The clocked stack can be used for building a frequency controlled PWM circuit as shown in Fig. 7 . Since we control the impedances, the transfer characteristic of the circuit will be nonlinear. A more or less linear PWM circuit of such type has been proposed in [9] and operates in the current mode. , we obtain , where is some constant. Thus, the output frequency and duty cycle are written as:
It is evident that depends on , which should be found experimentally. It should be noted that in the regular case when the duty cycle and tends to for . The condition of also allows us to use the relations (2) for the circuit in Fig. 7 as follows. (7) such that: (8) Substituting (8) into (6), we obtain: (9) Thus, the output frequency is defined by a quadratic equation: (10) The disadvantage of the PWM circuits of the considered type is that for different duty cycles the output frequency varies. To solve this problem, we let in (9) to be constant and express one control frequency through the other. (11) The plots of these functions for are presented in Fig. 8 in the logarithmic scale. As evident, with the increase of control frequency, function rapidly loses sensitivity. The behavioral model of the frequency controlled PWM circuit is shown in Fig. 9 and resembles the IC used in [10] . 
IV. SIMULATION RESULTS
To verify the above analytical results by simulation, we need to provide . This requirement is fulfilled well by the standard digital ICs. We used 74LVC04 low-voltage CMOS inverter, whose SPICE model was downloaded from the NXP site. The transistors of this model were used for building the inverters and C-elements. To provide high switching speed, we used the so-called static C-element built on 12 transistors [11] . Each of the C-elements is connected to one inverter, while the footer consists of inverters. The simulations have been carried out in SIMetrix Intro 8.0. The voltage , while . Fig. 10 shows how the voltages in the circuit in Fig. 7 are settling for and . Solid lines in Fig. 11 and Fig. 12 show and measured for the case of . To find analytic values of and , we need first to determine . Substituting into (10), we get:
where is taken from the previous measurements. Fig. 12 shows the plot of calculated by (12) . Since is not constant, we need to choose some operating point. It is convenient to let , which corresponds to . The values of and measured for different and are presented in Fig. 14 and Fig. 15 respectively. 
V. CONCLUSIONS AND DISCUSSION
It has been shown that the stack of two ring oscillators represents a self-adjusting system, which is described well by impedances. The impedances of the stack can be controlled by the external frequency clocking one of the oscillators. This feature has been used for building the frequency controlled PWM circuit. The output frequency of this circuit varies for different duty cycles. To keep it constant we expressed one control frequency through the other.
It should be noted that at very high control frequencies , the C-elements might not have enough time to switch fully. On the contrary, at very low control frequencies the low voltage drop across the footer will cause a similar problem with the inverters. This is because for very low the inverters enter the subthreshold region, where . Thus, it would be advantageous to have inverting elements with delay strictly reciprocal to . Nevertheless, the discrepancy between the measured and calculated plots in Fig. 11 at does not exceed . This value is considerably smaller for Fig. 12 , where at we have . Due to the large filter capacitances the interaction between oscillators in the stack is weak and defined as the ratios of their impedances. With small capacitances we will obtain stronger interaction that can be used to synchronize oscillators [12] , [13] or for building the digital circuits from threshold elements [14] .
An interesting direction is also development of frequency insensitive computational elements. That is such elements, where the information is represented by duty cycle (phase) and can be processed irrespectively of the carrier frequency. These elements, probably, will be able to operate correctly with big changes of the power supply voltage. To obtain frequency insensitive behavior we need to understand first how to keep constant with different and . Graphically, this means to consider a cross-section of the plot in Fig. 15 by Z-axis.
